JUN 1 7 2005

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

ation of) PATENT APPLICATION
Yoshi Ono, John F. Conley, Jr., and Pooran Chandra Joshi)) June 17, 2005)
10/805,158) ATTORNEY DOCKET) No. SLA0830
March 19, 2004	Group Art Unit: 2814
CHARGE TRAP NON- VOLATILE MEMORY STRUCTURE FOR 2 BITS PER TRANSISTOR	Examiner: Marcos D. Pizarro-Crespo Confirmation No. 8642
	Yoshi Ono, John F. Conley, Jr., and Pooran Chandra Joshi 10/805,158 March 19, 2004 CHARGE TRAP NON- VOLATILE MEMORY STRUCTURE FOR 2 BITS

CERTIFICATE OF TRANSMITTAL UNDER 37 C.F.R. § 1.8

I hereby certify that this correspondence is being facsimile transmitted to the United States Patent and Trademark Office at Fax. No. (703) 877-9306 on June 17, 2005. This transmission contains a total of 2 pages.

David C. Ripma, Reg. No. 27 672 Date: June 17, 2005

RESPONSE TO RESTRICTION REQUIREMENT

Mail Stop Non-Fee Amendment Hon. Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

This communication responds to an Office Action dated

May 18, 2005 in the above-identified patent application. In the Office Action the Examiner requires restriction to one of the following inventions:

Group I. Claims 1-15, drawn to a device; and

Group II. Claims 16-26, drawn to a method.

Applicants elect to pursue the Group II claims, claims 16-26, drawn to a method.

Date: 0/1///

By: Y V O Y David C. Ripma,

Reg. No. 27,672

Respectfully submitted.

David C. Ripma, Patent Counsel Sharp Laboratories of America, Inc. 5750 NW Pacific Rim Blvd. Camas, WA 98607

Telephone: (360) 834-8754 Facsimile: (360) 817-8505